

**UNITED STATES LETTERS PATENT APPLICATION**

**FOR**

**A FAST SINGLE PRECISION FLOATING POINT  
ACCUMULATOR USING BASE 32 SYSTEM**

**INVENTOR(S):**

**YATIN HOSKOTE  
SRIRAN R. VANGAL  
JASON M. HOWARD**

**Prepared by:  
KENYON & KENYON  
333 W. San Carlos St.  
Suite 600  
San Jose, CA 95110**

2207/11239  
Ex Mail No. EL566655648US

# A FAST SINGLE PRECISION FLOATING POINT ACCUMULATOR USING BASE 32 SYSTEM

## Field of the Invention

[001] The present invention pertains to a robust single precision floating-point accumulator that significantly reduces the control logic required to perform addition, thereby increasing the speed at which fast accumulation can be achieved.

## Background of the Invention

[002] In general-purpose microprocessors and DSP applications that utilize FIR filters, the summation  $\sum a_i b_i$  often must be calculated where  $i=0$  to  $n-1$  and where  $a_i$  and  $b_i$  are both single precision floating point numbers. Such calculations often demand the use of fast floating point multiply accumulate units (FMAC). FMAC units essentially multiply two numbers and accumulate the products to give the final result. In designing FMACs, designers have attempted to improve the performance of the main components of the FMACs -the multiplier and the accumulator - by increasing the speed at which these units operate and by reducing the cost to implement these components. Prior implementations of FMACs typically have required placement of expensive variable shifters in the circuit path or circuit "loop". The circuit "loop" implements a sequence of actions (such as shifting mantissa bits) in order to perform mantissa addition. Prior single precision FMAC implementations typically have required 8-bit subtractors in the exponent path (the exponent path is responsible for computing the result exponent. Floating-point accumulation involves addition and a variety of other steps, including exponent alignment, addition of two mantissa(s), normalization (or shifting) of the resulting sum, and rounding of the sum. There exists a need for a FMAC architecture and algorithm that can achieve faster floating-point accumulation when

compared to previous implementations for a given precision level. There also exists a need for FMAC implementations that utilize lower cost components than previous implementations. The present invention includes a new architecture and algorithm which enable much faster floating-point accumulation operations than is possible in prior implementations.

### **Brief Description of the Drawings**

[003] Figure 1 illustrates components of a floating point base 2 number and base 32 number.

[004] Figure 2 illustrates conversion of a base 2 floating point number into base 32 number prior to processing by the accumulator.

[005] Figure 3 shows a diagram of the circuit components that calculate the exponent of the accumulation of floating point numbers in the present invention.

[006] Figure 4 shows a diagram of the circuit components that calculate the mantissa of the accumulation of floating point numbers in the present invention.

[007] Figure 5 shows post normalization circuitry that generates the final mantissa result.

### **Detailed Description of the Invention**

[008] The proposed fast single precision floating point accumulator of the present invention uses base 32 computation in an attempt to completely remove the need for a costly 8-bit subtractor in the

exponent path as is commonly found in conventional designs. It also replaces the expensive variable shifter in the mantissa path with a constant shifter which significantly reduces the cost of the present invention relative to floating point accumulators in the prior art. The variable shifter required for base 2 to base 32 conversion (or conversion into another base system) is moved outside the accumulator loop (which includes the exponent and mantissa loops). Some methods of accumulation use base 32 carry save format and perform accumulation outside the accumulator loop itself, but such methods cannot perform partial normalization of the feedback mantissa as does the present invention. Also, such methods require commutativity of the inputs transmitted to the accumulator. Also such methods handle overflow in an expensive and imprecise manner. The approach of the present invention does comparison of the two input exponents using a 3 bit comparator. A three bit comparator is faster than typical 8 bit subtractors used in the prior art. The comparator generates "greater than", "equal" and "less than" outputs. These signals control multiplexers so that the proper exponents and mantissas are selected and transmitted within the accumulator loop. In order to increase the speed of the addition process, addition is performed using a compressor that receives two numbers in carry save format and compresses the numbers into a sum that is in carry save format (the sum has two components). The components of the sum expressed in carry save format are eventually added to obtain the result in floating point format. This step is performed outside the accumulator loop.

[009] The three components of a single precision floating point number in base 2 and in base 32 formats are shown in Figure 1. The mantissa bits 100 of the base 2 floating point number are shown in the right-most field. The exponent bits 101 of the base 2 floating point number are shown in the central field of the base 2 representation, and the sign bit 103 is shown in the left-most field. Similarly, the mantissa field (105), exponent field (106) and sign field (108) of the base 2 floating

point number when converted into base 32 notation are shown in Figure 1. The best mode of the invention involves accumulation in base 32 notation, but the invention is by no means limited to accumulation in base 32 format.

[010] The procedure whereby base 2 floating point numbers in carry save format may be converted into 2's complement floating point numbers in base 32 carry save format is shown in figure 2. The mantissa sign bit 111 is used as a control signal to select the proper 2's complement format numeral that should be transmitted from multiplexer 119. The eight-bit exponent 112 is converted into a three bit exponent by conversion of the 5 least significant bits of the eight bit exponent stream into "zero" bits. The three bit exponent stream 116 is transmitted to the register 200 in the exponent loop circuit depicted in figure 3.

[011] The 24 bit mantissa in base 2 format is shifted left by an amount equal to the value represented by the 5 least significant bits of the exponent 112 which are converted to bits with "zero" values. A 55 bit stream 117 representing the mantissa is then transmitted to a 3:2 compressor 118 which converts the stream into 2's complement format by converting all ones to zeroes and zeroes to ones and adding one to the stream. The converted and non-converted version of the mantissas are transmitted to multiplexer 119. The mantissa transmitted from the 3:2 compressor is selected if the mantissa sign bit 111 is a "1", indicating a negative floating point number. The non-converted version is transmitted from multiplexer 119 if the mantissa sign bit 111 is a "0", indicating a positive floating point number. Typically, accumulation will be performed in base 32 notation, but the invention is by no means limited to accumulation in the 32 base format.

[012] Figure 3 shows a diagram of the part of the circuit that computes result exponents. There is a register 200 that stores some number of the most significant bits of one of the exponents of one of the input operands and a second register 210 that stores some number of the most significant bits of

the exponent of the feedback operand. In a typical embodiment of the present invention, registers 200 and 210 will store the most significant three bits of each exponent. Register 210 functions as a "feedback exponent register" because it receives exponent values that have been processed in the exponent loop (the exponent transmitted from multiplexer 300). The feedback register 210 may repeatedly receive exponent values transmitted from multiplexer 300. There is also a comparator 220 that compares the values represented by the bits stored in registers 200 and 210 and produces a control signal "S5gtS6" that is transmitted to multiplexers 230 and 250. The control signal of multiplexer 230 selects the larger of the two values stored in the registers 200 and 210. The control signal of multiplexer 230 is also used to select the larger of the two values stored in registers 200 and 210 when each value is augmented by 1. The two register values are augmented by 1 by the adding devices 240. These two selected values are transmitted by multiplexers 230 and 250 to multiplexer 280.

[013] Multiplexer 280 receives the values transmitted by multiplexers 230 and 250 and transmits the larger of the values stored in registers 200 and 210 unless mantissa overflow occurs in the mantissa loop, meaning that the number of bits in the mantissa sum will soon exceed the number of mantissa bits that can be supported by the logic circuitry of the present invention. The number of bits that can be supported the logic circuitry of the present invention is established by the designer. In the figures, this number of bits is 55. The control signal for multiplexer 280 selects the augmented value for transmission only if the boolean expression  $(ovf \text{ AND } ((S5=S6+1) \text{ OR } (S6=S5+1) \text{ OR } S5=S6))$  is true. This condition expresses if mantissa overflow occurs. The boolean expression in the previous sentence is true and the augmented value is transmitted from multiplexer 280 only if  $ovf=1$  (indicating mantissa overflow) and the exponent bits in registers 200 and 210 differ by 1 or are equal.

[014] The output signal from multiplexer 280 is transmitted to multiplexer 290 which has a control signal labeled "SELA". The value stored in register 210 is transmitted to multiplexer 270. Also, the value stored in register 210 is reduced by 1 by device 260 and is transmitted to multiplexer 270. The value transmitted from multiplexer 280 as well as the value transmitted from multiplexer 270 are received by multiplexer 290.

[015] Path C or path D is selected when the control signal for multiplexer 290 is high. The SELA control signal indicates whether the feedback exponent 210 is greater than the input exponent 200 by one or by two, and if LZAgt31 signal is true. The LZAgt31 signal, if true, indicates a significant number of leading zeros (or ones if negative) in the feedback mantissa and a need to re-align the mantissas.

[016] The mantissa loop is shown in Fig 4. Addition is performed with a compressor that receives two floating point numbers expressed in carry save format, and transmits the sum in carry save format. The components of the carry save format are added outside the accumulator "loop". Typically, a 4-2 compressor will be used to perform addition in the present invention, but the invention is by no means limited to the use of such a compressor and may use other devices to perform addition. The result expressed in base 32 format is shifted right to convert the number back into base 2 single precision floating-point representation by the post normalization circuitry.

[017] A key simplification of the mantissa loop of the present invention over one found in previous implementation is the replacement of a expensive high-fanin variable shifter in the mantissa circuit loop of the present invention with constant shifters 320, 330, 340, 350. (A "constant" shifter in this context typically has one logic level and a variable shifter typically has a number of logic levels roughly dependent on the number of bits that must be shifted.) This constant shifter may be implemented using a simple multiplexer. The mantissa stored in register 300 is transmitted to

shifters 320 and 340, which shift mantissa bits to the right. Similarly, the mantissa stored in register 310 is transmitted to shifters 330 and 350. Register 310 might be labeled a “feedback” register because it receives the mantissa sum transmitted from one of the last processing stages of the mantissa loop (multiplexer 390). The feedback register 310 may repeatedly receive mantissa values transmitted from multiplexer 390. If  $S5gtS6$  is true (meaning exponent  $S5$  is greater than exponent  $S6$ ), then  $S6$  mantissa is shifted right by 32 bits by shifter 330. On the other hand, if  $S6gtS5$  is true (meaning exponent  $S6$  is greater than exponent  $S5$ ), then  $S5$  mantissa is shifted right by shifter 320. In the case in which the base 32 system is the base system in which accumulation is performed in the present invention, shift amounts are in multiples of 32 bits. Although the base 32 system will be useful for many applications of the present invention, the invention is by no means limited to implementation in base 32 format.

[018] Once the two floating point numbers have been converted to base 32 format, an exponent comparator checks the two input exponents to see if they are equal or if they differ by one. If the two input exponents are equal or differ by one then the two exponents are close enough that their corresponding mantissas can be added using a 4-2 compressor block. If this condition is true, the multiplexer 380 (fmux) selects the sum produced by the 4-2 compressor 360 as the mantissa result (path M). Along the path labeled “M”, outputs from shifter 320 and 330 are transmitted to the 4-2 compressor 360, where they are added. Shifter 370 shifts the result to the right by 32 if overflow has occurred. Using 4-2 compressor blocks to implement this portion of the circuit of present invention as opposed to adders results in significant speed improvements when the speed achieved is compared to that achieved in the other types of adders. These improvements are due to the absence of carry ripple. In addition, the latency through the 4-2 compressor 360 is independent of data path width.

[019] If the mantissa with the larger exponent stored in either register 300 or 310 is selected as the





performed by shifters 340 and 350 are “constant” shifts in the sense that the magnitude of the shift is always equal to base of the numbering system in which addition is performed, which is typically base 32. The mantissa(s) are then added using a 4-2 compressor block. Signal “ovfp” is “high” if overflow occurs as a result of the addition performed by the compressor 410.

[021] The Leading Zero Anticipator (LZA) output signal LZAg<sub>t</sub> 31 (path Q) indicates “true” if there are more than 31 leading zeros (or ones if negative) in the feedback mantissa stored in register 310. The bit stream transmitted along path “P” is selected by control signal 460 and is transmitted from multiplexer 390 if the 3 bit feedback exponent is greater than the input exponent by one or by two. This check is valid only if LZAg<sub>t</sub>31 signal indicates “true”. In this case, the output of the 4-2 compressor 410 (Path “P”) is selected as the final mantissa result transmitted from multiplexer 390. The circumstances under which each of the paths “M”, “N” or “P” is used to calculate final mantissa sums in the mantissa loop is described in table 1 below.

<i>Exponent Values</i>	$(S_6 > S_5 + 2)$ OR $(S_5 > S_6 + 2 \text{ AND } LZAg_{t31} = 0)$	$(S_5 = S_6)$ OR $(S_5 = S_6 + 1)$ OR $(S_6 = S_5 + 1 \text{ AND } LZAg_{t31} = 0)$	$(S_6 = S_5 + 1 \text{ OR } S_6 = S_5 + 2) \text{ AND } LZAg_{t31} = 1$
<i>Mantissa Chosen</i>	Compressor bypass (path “N”)	Compressor output (path “M”)	Path “P”

**Table 1**

[022] Post normalization circuitry is shown in Figure 5. The two component of the mantissa result 510, 511 produced by accumulation are added in the post normalization block to produce the final

result mantissa. A dual adder 515 is used that produces the sum 520 (A+B) and its negative 525 -(A+B) in parallel. The sign bit of the result 526 is used to select the appropriate sum 527. If sign bit is 0, then A+B is chosen. If sign bit is 1 then -(A+B) is chosen. In parallel with the functions performed by the adder 515, an LZA 530 is used to compute the number of leading zeroes or ones. The count of the number of leading zeroes "LZACountS7" 535 is used to shift the mantissa left. This shift is performed by SHL block 540 and produces the mantissa labeled 545. Then the shifted mantissa is shifted right by 31 bits by the shifter 550 and is reduced in size from 55 bits to 24 bits. This is the final result mantissa 560.

[023] The exponent post normalization path is shown on the left side of figure 5. The exponent 565 is decreased by the "LZACountS7" 535 in order to compensate for the left shift of the mantissa performed by shifter 540. The reduction of exponent 565 produces exponent 570. Exponent 570 is increased by 31 in order to compensate for the right shift of the mantissa performed by element 550, which produces the final exponent result 580 which has been converted back to base 2 format.

[024] The algorithm and architecture of the present invention may be used for implementing high speed and low power single precision floating point adder units or FMACs. It also may be used in future processors and for implementing DSP application-specific architectures. The design enables Intel to continue to introduce new microprocessors operating at higher frequency rates. This design is being used in CRL's Pinnacle prototype chip.

[025] While certain embodiments of the present invention have been described herein, the present invention should not be construed as being restricted to those embodiments. All embodiments and implementations covered by the claims as amended will be embraced by the present invention.